BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//The Data Center Engineer - ECPv6.16.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:The Data Center Engineer
X-ORIGINAL-URL:https://thedatacenterengineer.com
X-WR-CALDESC:Events for The Data Center Engineer
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20250309T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20251102T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20260308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20261101T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20270314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20271107T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20260823T080000
DTEND;TZID=America/New_York:20260825T170000
DTSTAMP:20260615T042138
CREATED:20260421T215143Z
LAST-MODIFIED:20260421T215143Z
UID:2701-1787472000-1787677200@thedatacenterengineer.com
SUMMARY:Hot Chips 2026
DESCRIPTION:The semiconductor industry’s premier symposium on high-performance processors and integrated circuits. Two tutorials\, two keynotes\, and roughly 25 detailed presentations from the chip architects at AMD\, Intel\, NVIDIA\, Google\, and others. \nEvery new chip architecture presented at Hot Chips defines the TDP\, cooling requirements\, and power delivery specs that data center engineers must design around. This is where you learn what’s coming to your racks 12-24 months from now — and what it’ll demand from your infrastructure. \nProduced by: IEEE and Stanford UniversityFormat: 3-day symposium with invited talks (no trade show)Focus: Processor architecture\, AI accelerators\, GPUs\, domain-specific chips\, memory tech\, 3D packaging\, power/thermal management\, emerging architectures (neuromorphic\, quantum\, photonic)Audience: Chip architects\, hardware engineers\, semiconductor researchers
URL:https://thedatacenterengineer.com/event/hot-chips-2026/
LOCATION:Memorial Auditorium\, Stanford\, Palo Alto\, CA\, United States
CATEGORIES:Computing & AI
END:VEVENT
END:VCALENDAR