Synopsys EDA, IP and verification tools support Arm AGI data center CPU

Synopsys says it collaborated with Arm on development of the Arm AGI CPU, extending the companies’ work on a new Arm data center CPU with Synopsys EDA tools, interface IP, and hardware-assisted verification (HAV) systems. The announcement positions the Arm AGI CPU as part of Arm’s data center roadmap and ties Synopsys’ “full-stack design portfolio” to the CPU’s design and validation flows.

Arm and Synopsys said they “collaborated closely to optimize the power, performance, and efficiency” of the AGI CPU, which Arm says is built on Arm Neoverse CSS V3. On the tooling side, Synopsys lists Arm-enabled design solutions used for the AGI CPU, including VCS, Fusion Compiler, IC Validator, PrimeTime, and RedHawk-SC, and frames them as covering synthesis, power integrity and reliability analysis, and signoff timing and physical verification.

For data center silicon teams, the engineering takeaway is less about the Arm AGI CPU’s runtime specs—none are provided here—and more about the verification and signoff stack being called out for “complex data center workloads.” But without node details, performance targets, TDP, memory, or I/O disclosures in the PR, it’s hard to map this announcement directly to rack-level planning or platform power and cooling requirements.

Synopsys also highlights its “silicon-proven” interface IP as a way to “accelerate interface subsystem development” and “reduce integration risk,” but it doesn’t name specific protocols or PHYs in the release. On verification, Synopsys points to its “software-defined HAV” portfolio for pre-silicon software and system-scale validation, citing its ZeBu Server 5 emulation system and HAPS prototyping systems for bring-up, system functionality, and “power validation ahead of silicon.” The company adds that ZeBu Server 5 can be combined with “pre-verified Synopsys IP-HAV solutions,” and that HAPS supports software development and system-level performance validation with access to Synopsys Interface Protocol Kits (IPKs) for Synopsys IP titles.

“Designing data center silicon for increasingly complex AI workloads requires rigorous validation across the full system,” said Mohamed Awad, executive vice president, Cloud AI Business Unit, Arm. Ravi Subramanian, chief product management officer, Synopsys, said Synopsys design, IP, and verification solutions “played a mission-critical role” in the AGI CPU development.

Synopsys links the work to ongoing support for the Arm Total Design ecosystem and continued collaboration around Neoverse Compute Subsystems (CSS). More detail is available at synopsys.com/partners/arm.html and synopsys.com/hpc-data-center.html.

Source: Synopsys

Get Data Center Engineering News In Your Inbox:

Popular Posts:

Screenshot
Five AI data centers to reach 1 GW power capacity in 2026, new analysis shows
Near-Packaged-Optics--Rethinking-the-AI-Data-Center-Interconnect
Near-Packaged Optics: Rethinking the AI Data Center Interconnect
30cf-data-center-pr
Carrier launches AquaEdge 30CF chiller to boost data center cooling reliability and uptime
Mosaic-4148-2000x1333_1_1
300mm silicon carbide wafers pitched for AI data center packaging by 2030
shine 的複本 的複本 - 36
GenerMotor launches stackable HVDC generator modules for AI data center power

Share Your Data Center Engineering News

Do you have a new product announcement, webinar, whitepaper, or article topic? 

Get Data Center Engineering News In Your Inbox: