TDK — leaderboard ()

Panmnesia introduces PCIe 6.0 and CXL 3.2 fabric switch for data centers

Panmnesia has announced sample availability of its PCI Express (PCIe) 6.0 and Compute Express Link (CXL) 3.2 Fabric Switch, which it says is the first CXL switch silicon to support port-based routing. According to Panmnesia, the silicon operates as a hybrid solution supporting both PCIe Gen 6 and CXL 3.2 protocols on a single chip, maintaining full backward compatibility with all previous PCIe and CXL generations. The switch implements both port-based and hierarchy-based routing modes as described in the CXL 3.2 and PCIe 6.0 specifications.

The Fabric Switch uses Panmnesia’s proprietary PCIe and CXL controller and features a full-stack optimized architecture. It is designed for data center operators seeking composable infrastructure with reduced capital and operating expenditures, and is aimed at supporting high-performance, large-scale, multi-device workloads. Explicitly targeted use cases listed by Panmnesia include artificial intelligence (AI) training—such as Deep Learning Recommendation Models (DLRM), large language models (LLMs), and retrieval augmented generation (RAG)—and high performance computing (HPC) workloads that use message passing interface (MPI) for scientific simulations.

For technical detail, Panmnesia notes that the switch supports self-organizing, topology-agnostic fabrics using port-based routing, enabling AI clusters to operate as a unified accelerator. The switch can connect thousands of devices across racks through cascading, reducing network latency. It delivers PCIe Gen 6 data rates of 64 gigatransfers per second (GT/s), supports all CXL subprotocols—including CXL.cache, CXL.mem, and CXL.io—for cache coherency and data sharing, and achieves double-digit nanosecond internal latency through a high-fan-out design and proprietary controller integration.

Panmnesia confirms that the switch silicon is now available for early access partners. The embedded PCIe 6.0 and CXL 3.2 controllers are silicon-proven, and variants for memory, accelerator, and CPU interfaces can be requested as standalone products.

Source: Panmnesia

Get Data Center Engineering News In Your Inbox:

By subscribing, you agree to our Privacy Policy and Terms of Use. You can unsubscribe at any time.

Popular Posts:

Why data center power validation is moving to real-time simulation
Why data center power validation is moving to real-time simulation
CPC-TRM-Tech-Guide-Liquid-Cooling-Reliability-(1)-4
In liquid cooling reliability, tubing choice creates another layer of protection
Warm-Water-Ready-Accelsius-Whitepaper-3
Accelsius two-phase cooling runs NVIDIA B200 9° C cooler than single-phase
Vertiv-Tognana-Innovation-Lab
Vertiv to double chiller production capacity for data center cooling by 2026
6a4f3014091bd43fb15eee94_6a4f2dee21d1dee3314b8959-1783574215391
Lightpath to build AI-grade fiber for two hyperscale data center campuses
TDK — tower ()

Share Your Data Center Engineering News

Do you have a new product announcement, webinar, whitepaper, or article topic? 

Get Data Center Engineering News In Your Inbox:

By subscribing, you agree to our Privacy Policy and Terms of Use. You can unsubscribe at any time.